
intelai summit 英特爾AI科技論壇 Bringing Al Everywhere Intel[®] Developer Cloud 擁抱oneAPI及Intel AI開 發工具:輕鬆升級你的 AI代碼



Joel Lin


March 27th, 2024





Intel® Developer Cloud

Portfolio for customers



Register at http://cloud.intel.com

HW services:

- New platform evaluation & software bring up and porting (e.g. accelerators on 4th and 5th Gen Intel[®] Xeon[®] processors: AMX, DSA, IAA, QAT etc)
- Enterprise AI benchmark evaluation on Intel[®] Gaudi[®] 2 AI accelerators
- HPC benchmark testing on Intel[®] Data Center GPUs Max Series
- Ecosystem partners (e.g., OEMs, CSPs, ISVs) enabling
- Large enterprise customers (data center)


Al infrastructure services:

- LLM model training and optimization
- Al model training and deployment for inferencing
- Al model deployment via CLI/SSH automation
- Al container deployment via k8s APIs
- Hosting platform for deploying AlaaS
- Al disruptors (startups)
- Established Al-savvy enterprises

Intel[®] Developer Cloud How it works - access

Video: <u>Get Started with Intel®</u> <u>Developer Cloud | Intel Software</u>

Register your account at <u>http://cloud.intel.com</u>




Access resources at http://console.cloud.intel.com



Intel Software Developer Tools

Flexible, Comprehensive, Open Software Stack – Powered by oneAPI



intel^{Ai} summit

*Other names and brands may be claimed as the property of others. SYCL is a trademark of the Khronos Group Inc.



Data Parallel C++: oneAPI's implementation of SYCL https://github.com/intel/llvm/tree/sycl/sycl

DPC++ = ISO C++ and Khronos SYCL and community extensions

Freedom of Choice: Future-Ready Programming Model

- Allows code reuse across hardware targets
- Permits custom tuning for a specific accelerator
- Open, cross-industry alternative to proprietary language

DPC++ = ISO C++ and Khronos SYCL and community extensions


- Designed for data parallel programming productivity
- Provides full native high-level language performance on par with standard C++ and broad compatibility
- Adds SYCL from the Khronos Group for data parallelism and heterogeneous programming

Community Project Drives Language Enhancements


- Provides extensions to simplify data parallel programming
- Continues evolution through open and cooperative development
 - Ask questions in SYCL Forums https://community.khronos.org/c/sycl
 - Open issues for SYCL Specification in https://github.com/KhronosGroup/SYCL-Docs

<u>Check the link to understand: SYCL™ 2020</u> Specification (revision 8) (khronos.org) PDF version: <u>Khronos SYCL Registry - The Khronos Group Inc</u>






SYCL Basics: Simplifying Heterogeneous Programming





SYCL Code in Action - A Glimpse Under the Hood





Check Intel Developer Cloud – essential SYCL tutorials to know more

oneAPI Specification and Open Source

Freedom to Make Your Best Choice

- An open alternative to single-vendor/proprietary lock-in enables easy architecture retargeting
- Open, standards-based programming (C++ with SYCL) so software investments continue to add value in future hardware generations

Performance – Realize All the Hardware Value

- Expose and exploit all the cutting-edge features and maximize performance across CPUs, GPUs, FPGAs, and other accelerators.
- Powerful libraries for acceleration of domain-specific functions

Productivity – Develop Performant Code Quickly

- One programming model for all easy integration with existing code including migration of CUDA code to SYCL
- Based on familiar C++ no need to learn a new language
- Interoperable with existing HPC standards including Fortran, C/C++, OpenMP, and MPI, as well as Python with a rich set of optimized Python libraries

Visit oneapi.io or https://uxlfoundation.org/ for more details

oneAPI

Open industry initiative driving a vendorneutral software ecosystem for multiarchitecture accelerated computing.



Now governed by the Linux Foundation.


Founding Members: ARM, Fujitsu, Google Cloud, Imagination Tech, Intel, Qualcomm, Samsung, VMware

Middleware and Frameworks










Low-Level Hardware Interface (oneAPI Level Zero)



Migrate from CUDA* to C++ with SYCL*

Stop writing and maintaining different codebases for different architectures

Migration Success Examples

Contre


- Choose your accelerated computing hardware and reuse code with performance portability
- Single C++ with SYCL codebase can run on accelerators with multiple architectures from multiple vendors
- Intel
 [®] DPC++ Compatibility Tool & Open Source SYCLomatic automatically migrates ~90-95%* of a typical CUDA app to SYCL
- Generates helpful comments to guide you to finish migration and tune performance
- Visit the <u>CUDA to SYCL Migration Portal</u> for tutorials, best practices, code samples, apps catalog, and community support

(Arcvideo)

UNIVERSITY

 (\mathbf{I})

OLD DOMINION



DPC++ Compatibility tool repository - https://github.com/oneapi-src/SYCLomatic

Contrel

Using Intel[®] DPC++ Compatibility Tool, we successfully migrated our automatic inspection solution to SYCL*, which helps us to remove code barriers with a single, open, standards-based programming model for heterogeneous computing...

More in Ecosystem Support for Intel® oneAPI

Noblender



Argonne 合

Bittware

¹Intel estimates as of March 2023. Based on measurements on a set of 85 HPC benchmarks and samples with examples like Rodinia, SHOC, PENNANT. Results may vary. *Other names and brands may be claimed as the property of others. SYCL is a trademark of the Khronos Group Inc.



oneAPI Plug-ins for Nvidia* & AMD*


Codeplay Support for Nvidia & AMD GPUs to Intel® oneAPI Base Toolkit

oneAPI for NVIDIA & AMD GPUs

- Free download of binary plugins to Intel[®] oneAPI DPC++/C++ Compiler:
- Nvidia GPU
- AMD beta GPU
- No need to build from source!
- Plug-ins updated quarterly in-sync with SYCL 2020 conformance & performance

Priority Support

- Available through Intel, Codeplay & our channel
- Requires Intel Priority Support for Intel oneAPI DPC++/C++Compiler
- Intel takes first call, Codeplay delivers backend support
- Codeplay provides access to older plug-in versions





compiler command: icpx –fsycl-fsycl-targets={backend} sample.dp.cpp {backend}: use different backend options to specify either Intel CPU/Intel GPU/Nvidia/AMD hardware targets Check the backend target options from oneAPI DPC++ Compiler online users manual

*Other names and brands may be claimed as the property of others. SYCL is a trademark of the Khronos Group Inc.

SYCL migration (demo)

Single file migration example

NVCC build: "nvcc <prjfolder>/cuda/sample.cu –l<path>/include -DBUILD_CUDA"

DPCT usage: dpct --out-root=/path/to/output sample.cu --extra-arg="-I./include" --extra-arg="-DBUILD_CUDA"

* Compile SYCL codes with Intel DPC++/C++ compiler: icpx –fsycl sample.dp.cpp


Multiple files migration example (ex. makefile project)

- DPCT usages:
 - cd cuda_project folder
 - make clean
 - intercept-build make // this will generate compile_commands.json file
 - dpct -p compile_commands.json --gen-build-script
 - generate a Makefile // need to manually check and modify toolchains names/parameters



Migration Workflow overview

- Preparation: make sure your CUDA project can be built with nvcc.
 - DPCT will use CUDA header files. Support multiple CUDA SDK versions.
- DPC++ Compatibility Tool (DPCT)
 - Take .cu source files as input and generate the migrated .cpp files. Simple project for example , migrate a single kernel code.
- Intercept-build
 - For complex projects use <u>makefile</u>, use intercept-build command to create a compilation database (.JSON) file.
 1) simple project





User Guide Migration Rule

Commands: dpct sample.cu --rule-file=rule_file1.YAML --rule-file=rule_file2.YAML

YAML Rule files

Rule: rule_cudaMalloc Kind: API Priority: Takeover In: cudaMalloc Out: \$type_name_of(\$2) "aaa = foo(\$deref(\$1), (\$deref_type(\$1), \$queue, \$context, \$device) Includes: ["ccc.h"]

CUDA source


// CUDA Int* ptr; cudaMalloc(&ptr, 50);

Migrated SYCL



https://oneapi-src.github.io/SYCLomatic/dev_guide/migrate-a-project/user-defined-migration-rules.html

C++ SYCL Tutorials on Intel Developer Cloud





Check the link to find more details :Intel® oneAPI DPC++/C++ Compiler Developer Guide and Reference

Unveiling performance bottleneck - Intel® VTune[™] Profiler

Mot Mot

Analysis Grouping:

Functio

grid_inte
sphere_i
GdipDra

grid_bou
 func@0:
 __kmp_

▶ ∿_km

CPU

system/application performance profiler

Data Collection

- multiple hardware performance metrics
- Hardware PMU, perf, ftrace, custom data collector.

Data in groupings options

- By functions, processes, module, threads, cores

Data in Timeline

- performance metrics distribution

Flexible workflow –


- GUI or command line
- Remote collection
- Multi-purpose focus analysis types
 - Python, GPU, memory bandwidth, IO and etc.

			upphie										
otspots Hotsp	oots by CPU Utiliz	ation 🔹 🔋 📊	Incuc	mp	ar		TUNE PROFILER						
		Summary Bottom-			Tree	Platform							
: Function / Call	l Stack						• 🛠 🔉 🥲						
		(CPU Time 🔻			~	>						
ion / Call Stack			» Spin	n Time	~	>>	Microarchitecture						
IOTT CALL STACK		ime by Utilization Ok Ideal Over	Imbalance or Serial Spinning	Lock	Other	Overhead Time	Usage						
			Serial Spinning	Contention	Other								
tersect	3.490s		Os	0s	0s	0s	37.7%						
_intersect	3.004s		0s	Os	0s	0s	41.6%						
rawImagePointR	Re 0.431s 🔲		0s	0s	0s	0s	100.0%						
ounds_intersect	0.176s 📕		0s		0s	0s	27.9%						
0x6b101e50	0.130s 📗		0s		0s	0s	10.9%						
_fork_barrier	0s		0.057s		0.064s	0.001s	100.0%						
mp_launch_threa	a Os		0.055s	0s	0.064s	0.001s	100.0%						
– + : ۹	6200ms	6300ms	6400ms	6500n	15	Thread	· ·						
S VOXE TO ON			- Internation		A	Rur	-						
IP Worker Thread #	#3(TI		الالفيجيب طاوالك			CPI							
P Worker Thread	#1 (TI	ILLUL AMAIN	alder on the	bed			n and Overhead Ti						
IP Master Thread #	#0 (TI)			otspots @	1771							INTEL VTUNE	PROF
J Time									Classe Oscal		Flow Hollowick		ن ا
7 11110			and the second second			mary bottor	m-up Caller/Callee	Top-down Tree	Flame Graph	Plation Tenso	rriow_nellowond	.py ^	
100.0%	6 Any Pr	oc • Any Thread •	A 14 1		s sem b 7	ce	code	en piy gioripin 1. Ad	drass				~ 1
100.07		Any mieac •	82	Irce Line A	000	fig = tf C	onfigProto()			PU Time: Total 🖹	Address A		
			83				op_parallelism_thr	eads = 8 # Set	to num		0x1f46227 0x1f4622b	95 95	add
			84				op_parallelism_thr				0x1f4622d	95	Blo
			85				nfig=config)				0x1f4622d	95	add
			86			tf.Session	n()				0x1f46231	95	add
			87 88		3.1	un(init)					0x1f46233	95	add
			89			start train	n step'''				0x1f46236 0x1f46238	95 95	sbb
			90		itt	.resume()					0x1f4623a		Blo
			91				n(domain, "Create]				0x1f4623a	96	11
			92 93		for		range(0, EPOCHNUM)				0x1f4623c		Blo
			93				in range(0, BS_TRA ch = x_data[step*N				0x1f4623c	96	pus
			95				ch = y_data[step*N				0x1f4623e 0x1f46240	96	Blo
			96				(train, feed_dict-			10.2%	- 0x1f46240	96	11
			97				e and print loss.		Construction of the second		0x1f46242		Blo
			98 99		1.0.0	print(epool .task end(d	ch, s.run(loss,fee	d_dict={x: x_b	atch, y		0x1f46242	96	21
			100			.pause()	aoma 211)				0x1f46244 0x1f46244	96	Blo
			101		itt	.detach()					0x1f46246	30	Blo



VTune Command Line: Power and Flexibility (Demo)

vtune -collect gpu-offload -no-summary -r ./result_gpu-offload - {app}



vtune -report hotspots -group-by=sourcecomputing-task -column="Total Time,Average Time,Instance Count" -sort-desc="Total Time" -r ./result_gpu-programming-api/ -q

mpetrova@dtc-nuc-031:/localdisk/mpetrova/matrix_multiply_vtune\$ vtune -report hotspots -group-by≃source-computing-task -column= "Total Time,Average Time,Instance Count" -sort-desc="Total Time" -r ./result_gpu-programming-api/ -q Column filter is ON.

Computing Task:Total Time	Computing Task:Average Time	Computing Task:Instance Count
0.117s	0.117s	1
0.001s	0.001s	1
0.000s	0.000s	1
	0.117s 0.001s	0.001s 0.001s




* Using the Command-Line Interface to Analyze the Performance of a... (intel.com)


	a. Terminal 1 × +	
(base) ud&a743a970fc0d4542df28779a39082@idc-beta-batch-pvc-node-04:-4	s []	4
imple 💶 1 🐅 0 🌐		 Terminal 1

Profiling Machine Learning Applications (Demo)

- Enabled ITT instrument APIs in up-streamed oneDNN(dnnl) library, Pytorch.
- export ONEDNN_ENABLE_JIT_PROFI LING=ON
- Use python ITT APIs inside
 Pytorch framework

lotspots ⑦ nalysis Configura		ion Log Sum	mary Bottom-up	Caller/Callee	Top-down Tree	Flame Graph	Platform	INTEL VTUNE PROFILER
Top Tas This section		active tasks in yo	our application.					
Task Type	Task Time	Task Count @	Average Task Time	3				
Task Type convolution	Task Time () 0.074s	Task Count 24	Average Task Time 0.003					







Check the online documentation for details: Profiling Machine Learning Applications (NEW) (intel.com)

🖾 ~/client2/b	ase	×	Comm	and Prom	pt	×	+ ~																	- ı) X
(flwr_client) → base																								
		<u> </u>	Sur	o 🔸	0	<u>.</u>	Segre-	Y	ø 🖏			8	<u>>_</u>	99 NEW			VŢ			^	Ų (ENG	다 아 /	10:0 3/24	5 PM 2024 聲
∎°∧ ■	•	•		-						-	-	-	-		-	-	 -	-	-						
l'Ai nmit																									

Resources for VTune Profiler

Documentation

Installation Guide (All Operating Systems)

•<u>User Guide</u>

•<u>Processor Tuning Guides</u>

•<u>Release Notes</u>

•System Requirements

Training

Basics

Boost CPU Performance [2:00]

Seven Steps to GPU Application Performance

Analyze Common Performance Bottlenecks: <u>Linux*</u> | <u>Windows*</u>

Profile Heterogeneous Computing Performance [25:33]

Code Samples

Get Started with Profiling

Matrix Multiply for Heterogeneous Applications

Learn how to profile a code that's compliant with SYCL for CPU and GPU using Intel VTune Profiler. The sample contains three implementations of matrix multiplication using different SYCL features

Matrix Multiply for C Code Running on a CPU

Learn how to use Intel VTune Profiler to profile C code running on a GPU. Six different implementations with various levels of CPU optimizations are included.

Configuration

Profile without Drivers

Profile Docker* Containers

<u>Use Intel VTune Profiler Server with</u> <u>Microsoft Visual Studio* Code and Intel®</u> <u>Developer Cloud</u>

GPU Profiling Tutorials

Profile an OpenMP Offload Application That Runs on a GPU

Build and compile an OpenMP application offloaded onto an Intel GPU. Use Intel VTune Profiler to run analyses with GPU capabilities (HPC performance characterization, GPU offload, and GPU compute and media hot spots) on the OpenMP application, and then examine the results.


Profile a SYCL* Application Running on a GPU

Learn how to use Intel VTune Profiler to run a GPU analysis on the SYCL application and examine the results.




Visit VTune product page for more details - https://www.intel.com/content/www/us/en/developer/tools/oneapi/vtune-profiler.html

Powering Al Innovation: Intel® Extension for PyTorch Intel Optimized Al Software tools





<u>Check this official documentation link for further details - Welcome to Intel® Extension for PyTorch* Documentation!</u> Installation, code examples, optimization details



Get Started: oneAPI-Powered AI Reference Kits


Focusing on tackling deployment challenges with most popular AI use cases

intel Ai

SCANME




Simple LLM Inference: Playing with Language Models(Demo)





https://github.com/Joel-lin/IntelSoftwareWorkshop/tree/master/2024March27_AISummit



Fine-tuning Llama 2 models on Intel[®] Data Center GPUs using BigDL LLM

Fine-tuning Llama 2 models on Intel® Data Center GPUs using BigDL LLM

Llama 2 70B BigDL QLoRA Fine-tuning Time (Hours) Lower is better




Figure 2. Llama 2 70B Fine-Tuning Performance on Intel® Data Center GPU


Refer to Configurations and Disclaimers for configurations

Fine-tuning larger LLMs, such as the Llama 270B, demands increased computational power, VRAM, and time. In our assessments with configurations of 4 and 8 Intel® Data Center GPU Max Series cards on a single server, we observed notable efficiency gains. Specifically, a single server equipped with 8 Intel® Data Center GPU Max Series GPUs significantly expedites the process, completing the fine-tuning of the Llama 270B model in roughly 200 minutes, or 3.14 hours. This setup emerged as the most efficient among those we tested.

intel^Ai summit

Inference Performance data on Intel[®] Data Center GPUs

Accelerating LLM Inference on Intel Data Center GPUs using BigDL LLM



BigDL-LLM INT4 Inference Performance

Figure 2. INT4 Inference Performance on Intel® Data Center GPUs

Refer to Configurations and Disclaimers for configurations.

With Self-Speculative Decoding, we observed significant latency improvement for FP16 inference (compared to without Self-Speculative Decoding). The graph below compares the inference latency for Llama2 7B/13B and Mistral 7B on Intel Data Center GPU Max 1550, under INT4 and FP16 using BigDL-LLM. In average, Self-Speculative Decoding brings about 35% improvements for FP16 on next token latency.

BigDL LLM repository: https://github.com/intel-analytics/BigDL

Intel[®] Developer Cloud Online Documentation/Community Support/Submit a ticket

 \sim

Guides

Guides Tutorials Reference

Developer Cloud Docs

Q Search the docs ..

- Popular topics:
 - User account types
 - How to use SSH keys
 - Tu

Tutorials

• Hov	orials	оп кеуз	Home Guides Get Started SSH Keys	Get started • Sign up • Set up SSH Keys	SSH keys Learn how to add and use SSH keys to connect to	Manage instance Manage a compute instance (bare meta	al or		
Tutorials Ready to train and evaluate models? Dive into machine learning, or learn SYCL C++ essentials for cross-platform development. Explore our tutorials.		Manage Instance Account Types Multi-user Accounts Intel Kubernetes Service Billing and usage Support Matrix Tutorials	Launch an instance Account types Learn about account types: Standard, Premium, and Enterprise.	Instances. Multi-user accounts • Send invitation • Manage users • Join account	invitation Service ge users · Launch a cluster				
Visual Studio Code Dev Set up Visual Studio Code* app on an instance	Gaudi2 Deep Learning Server Train with Gaudi2 Deep Learning Server	Jupyter Notebook training Run popular use cases in Jupyter* Notebooks	Reference poport bout	Billing usage intel. Developer Cloud	Support Matrix arting December 1, 2023 your cost of	enter will be charged for the	instances that are being used by the inte		Help ∨ ▲ ▲ ∨ Documentation Community
XPU Verify Tool Run a suite of tests for discrete GPUs on Linux* operating systems.	Processor Finder Find the right processor by AI/ML use case.			COMPUTE Hardware Catalog Compute Instances Instance Groups Instance Groups Intel K8s Service Crew Keys SOFTWARE SOFTWARE SofTware Catalog	o-Keys 26 Redeem coupon Learning ar Getting started Law the fundament Most out of the Indea eloud	t © Compute instances • O Intel &Bs service © Training Catalog nd Support table to get the developer	Gen Al Essentials Text-to-Image with Stable Diffusion ACratise Playgound for Artists, Writer, and Engineers Could and the stable Diffusion Could and the stable Diffusion Perfect for writes and engineers who want to see their image transform in creative and unexpected ways. Counch C ² Launch C ² Launch C ² Launch C ² Launch C ² Simple LLM Inference: Playing with Language Models A hands on expensition, no technical background readed.	Current month usage Estimated usage ime: \$554.22 5 days, 17 hours, 2 minutes View usage Account credits Remaining Used credits: credits: \$986.81 \$0.00 Yew credits	
				Collapse	Tutorials Browse how to create Intel Corporation	e better	∑ Launch ⊡ Terms of Use	*Trademarks Cookies Privacy Su	upply Chain Transcerency Site Mac

<u>Guides — Developer Cloud Docs documentation (intel.com)</u>

About

Sign in to the console 🗹

Support

Learn the benefits of using Intel® processors for your AI/ML software stacks



Coupon for accessing Intel Developer Cloud:3ZM1-GFG9-ANS7

More Questions? Professional and Community Support Available

Priority Support for Intel Toolkits

Every paid version of Intel[®] oneAPI Base, HPC, and Rendering Toolkit products includes Priority Support

- Direct and private interaction with Intel's support engineers, including the ability to submit confidential support requests
- Accelerated response time for toolkit-related technical questions and other product needs
- Free download access to all new product updates and continued access to older versions of the product
- Ability to influence product features and quality
- Priority Support for escalated defects
- Access to a vast library of self-help documentation that builds off decades of experience in creating highperformance code
- Additional services at reduced cost, including on-site or online training and consultation by Intel technical consulting engineers

Free Community Support

Connect with the Intel Community in public **Developer Software Forums**

- Supported by community technical experts and monitored by Intel Engineers
- Answers to commonly asked questions
- Access to online tutorials and self-help forums
- Troubleshooting guidance from fellow developers





您是否有興趣申請 Intel[®] Developer Cloud 優惠券?

掃描右側 QR Code 將能獲得一組使用優惠代碼 搶先體驗 Intel[®] 的硬體和軟體雲端 AI 服務 ^{價值美金 \$250, 有效期限至 2024 年 7 月 30 日}





Notices and Disclaimers

For notices, disclaimers, and details about performance claims, visit <u>www.intel.com/PerformanceIndex</u> or scan the QR code:



© Intel Corporation. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Other names and brands may be claimed as the property of others.



Intel® Summer Thank You!

